IDR - IIT Kharagpur
Test Infrastructure Design for Power Aware System-on-Chip Testing
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Test Infrastructure Design for Power Aware System-on-Chip Testing
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Test Infrastructure Design for Power Aware System-on-Chip Testing
Giri, Chandan
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/13383
Date:
2008-01
Show full item record
Files in this item
Name:
NB13865_Abstract.pdf
Size:
1.130Mb
Format:
PDF
View/
Open
Name:
NB13865_Thesis.pdf
Size:
7.368Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Test Infrastructure Design for Power Aware System-on-Chip Testing
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
