IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Test Infrastructure Design for Power Aware System-on-Chip Testing
→
Browsing Test Infrastructure Design for Power Aware System-on-Chip Testing by Subject

Browsing Test Infrastructure Design for Power Aware System-on-Chip Testing by Subject

Now showing items 1-4 of 4

Subject
Electronic Design [1]
System-On-Chip [1]
Test Architecture Optimization [1]
Test Infrastructure Design [1]

Now showing items 1-4 of 4

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login