IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Test Infrastructure Design for Power Aware System-on-Chip Testing
→
Browsing Test Infrastructure Design for Power Aware System-on-Chip Testing by Author

Browsing Test Infrastructure Design for Power Aware System-on-Chip Testing by Author

Now showing items 1-1 of 1

Authors Name
Giri, Chandan [1]

Now showing items 1-1 of 1

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login