IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Test Infrastructure Design for Power Aware System-on-Chip Testing
→
Browsing Test Infrastructure Design for Power Aware System-on-Chip Testing by Title

Browsing Test Infrastructure Design for Power Aware System-on-Chip Testing by Title

Now showing items 1-1 of 1

Test Infrastructure Design for Power Aware System-on-Chip Testing

Giri, Chandan (IIT Kharagpur, 2008-01)

Now showing items 1-1 of 1

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login