IDR - IIT Kharagpur

Test Infrastructure Design for Power Aware System-on-Chip Testing

Test Infrastructure Design for Power Aware System-on-Chip Testing

 

Author: Chandan Giri
Supervisor: Dr. Santanu Chattopadhyay
Department of Electronics & Electrical Communication Engineering
Indian Institute Of Technology Kharagpur, India
January, 2008

Recent Submissions