IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electrical Engineering
→
Control and Design Methods to Mitigate Limit Cycle and Improve Performance in Intermediate Bus Architectures

Control and Design Methods to Mitigate Limit Cycle and Improve Performance in Intermediate Bus Architectures

Browse by

By Issue Date
Authors
Titles
Subjects

Author: Rabisankar Roy
Supervisor: Dr. Santanu Kapat
Department of Electrical Engineering
Indian Institute of Technology Kharagpur, India
November, 2020