IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electrical Engineering
→
Control and Design Methods to Mitigate Limit Cycle and Improve Performance in Intermediate Bus Architectures
→
Browsing Control and Design Methods to Mitigate Limit Cycle and Improve Performance in Intermediate Bus Architectures by Author

Browsing Control and Design Methods to Mitigate Limit Cycle and Improve Performance in Intermediate Bus Architectures by Author

Now showing items 1-1 of 1

Authors Name
Roy, Rabisankar [1]

Now showing items 1-1 of 1

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login