IDR - IIT Kharagpur
SAT Based Solutions for Timing and Power Estimation of Gate Level Circuits
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Computer Science & Engineering
→
SAT Based Solutions for Timing and Power Estimation of Gate Level Circuits
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
SAT Based Solutions for Timing and Power Estimation of Gate Level Circuits
Roy, Suchismita
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/14134
Date:
2007-06
Show full item record
Files in this item
Name:
NB13465_Thesis.pdf
Size:
5.164Mb
Format:
PDF
View/
Open
Name:
NB13465_Abstract.pdf
Size:
1.462Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
SAT Based Solutions for Timing and Power Estimation of Gate Level Circuits
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
