IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Computer Science & Engineering
→
SAT Based Solutions for Timing and Power Estimation of Gate Level Circuits
→
Browsing SAT Based Solutions for Timing and Power Estimation of Gate Level Circuits by Issue Date

Browsing SAT Based Solutions for Timing and Power Estimation of Gate Level Circuits by Issue Date

Now showing items 1-1 of 1

SAT Based Solutions for Timing and Power Estimation of Gate Level Circuits

Roy, Suchismita (IIT Kharagpur, 2007-06)

Now showing items 1-1 of 1

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login