IDR - IIT Kharagpur
Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard
Singhadia, Ashish
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/12096
Date:
2022-02
Show full item record
Files in this item
Name:
NB17343_Abstract.pdf
Size:
66.77Kb
Format:
PDF
View/
Open
Name:
NB17343_Thesis.pdf
Size:
5.224Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
