IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard
→
Browsing Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard by Subject

Browsing Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard by Subject

Now showing items 1-5 of 5

Subject
Adaptive Quantization [1]
Deblocking Filter [1]
HEVC [1]
Rate Control [1]
Sample Adaptive Offset [1]

Now showing items 1-5 of 5

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login