IDR - IIT Kharagpur
Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Rajendra Mishra School of Engineering Entrepreneurship
→
Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance
Kole, Abhoy
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/11683
Date:
2021-07
Show full item record
Files in this item
Name:
NB17130_Abstract.pdf
Size:
74.27Kb
Format:
PDF
View/
Open
Name:
NB17130_Thesis.pdf
Size:
2.047Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
