IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Rajendra Mishra School of Engineering Entrepreneurship
→
Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance
→
Browsing Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance by Subject

Browsing Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance by Subject

Now showing items 1-5 of 5

Subject
Decomposition [1]
Fault-Tolerance [1]
Nearest neighbor mapping [1]
Optimization [1]
Quantum circuit compilation [1]

Now showing items 1-5 of 5

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login