IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Rajendra Mishra School of Engineering Entrepreneurship
→
Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance

Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance

Browse by

By Issue Date
Authors
Titles
Subjects

Author: Abhoy Kole
Supervisors: Prof. Indranil Sen Gupta and Prof. Partha Pratim Das
Rajendra Mishra School of Engineering Entrepreneurship
Indian Institute of Technology Kharagpur, India
July, 2021

Recent Submissions

Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance

Kole, Abhoy (IIT Kharagpur, 2021-07)

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Discover

Author
- Kole, Abhoy (1)
Subject
Date Issued
- 2021 (1)
Has File(s)
- Yes (1)

RSS Feeds

RSS 1.0
RSS 2.0
Atom

Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance

Quantum Circuit Realization, Optimization and Placement with Improved Fault-Tolerance

Browse by

Recent Submissions

Search DSpace

Browse

All of DSpace

This Collection

My Account

Discover

Author

Subject

Date Issued

Has File(s)

RSS Feeds