IDR - IIT Kharagpur
Design of Low Vmin Area Efficient Compiler Compatible 1R1W Register Files for Future SoCs
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Design of Low Vmin Area Efficient Compiler Compatible 1R1W Register Files for Future SoCs
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Design of Low Vmin Area Efficient Compiler Compatible 1R1W Register Files for Future SoCs
Ghosh, Arindrajit
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/10749
Date:
2018-03
Show full item record
Files in this item
Name:
NB16020_Abstract.pdf
Size:
82.36Kb
Format:
PDF
View/
Open
Name:
NB16020_Thesis.pdf
Size:
12.75Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Design of Low Vmin Area Efficient Compiler Compatible 1R1W Register Files for Future SoCs
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
