IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Design of Low Vmin Area Efficient Compiler Compatible 1R1W Register Files for Future SoCs
→
Browsing Design of Low Vmin Area Efficient Compiler Compatible 1R1W Register Files for Future SoCs by Subject

Browsing Design of Low Vmin Area Efficient Compiler Compatible 1R1W Register Files for Future SoCs by Subject

Now showing items 1-5 of 5

Subject
1R1W [1]
Contention free delayed keeper [1]
High density [1]
SoC [1]
Ultra-high density [1]

Now showing items 1-5 of 5

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login