IDR - IIT Kharagpur
Filter by: Subject
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electrical Engineering
→
Control and Design Methods to Mitigate Limit Cycle and Improve Performance in Intermediate Bus Architectures
→
Filter by: Subject
JavaScript is disabled for your browser. Some features of this site may not work without it.
Filter by: Subject
Results Per Page:
5
10
20
40
60
80
100
Now showing items 1-5 of 1
Constant power load (1)
Current-mode-control (1)
Intermediate bus architecture (1)
Limit cycle oscillation (1)
Point-of-load converter (1)
Now showing items 1-5 of 1
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login