IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Computer Science & Engineering
→
Thermal-Aware Design and Test Techniques for Two- and Three-Dimensional Networks-on-Chip
→
Browsing Thermal-Aware Design and Test Techniques for Two- and Three-Dimensional Networks-on-Chip by Issue Date

Browsing Thermal-Aware Design and Test Techniques for Two- and Three-Dimensional Networks-on-Chip by Issue Date

Now showing items 1-1 of 1

Thermal-Aware Design and Test Techniques for Two- and Three-Dimensional Networks-on-Chip

Manna, Kanchan (IIT, Kharagpur, 2016-02)

Now showing items 1-1 of 1

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login