IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Computer Science & Engineering
→
Thermal-Aware Design and Test Techniques for Two- and Three-Dimensional Networks-on-Chip
→
Browsing Thermal-Aware Design and Test Techniques for Two- and Three-Dimensional Networks-on-Chip by Subject

Browsing Thermal-Aware Design and Test Techniques for Two- and Three-Dimensional Networks-on-Chip by Subject

Now showing items 1-5 of 5

Subject
Kerninghan-Lin (KL) Partitioning [1]
Network-on-Chip (NoC) [1]
Particle Swarm Optimization (PSO) [1]
Thermal-Aware Mapping [1]
Three Dimensional NoC (3D-NoC) [1]

Now showing items 1-5 of 5

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login