IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
VLSI Architectures for High Throughput Turbo Decoder and Reduced Complexity Turbo Equalizer
→
Browsing VLSI Architectures for High Throughput Turbo Decoder and Reduced Complexity Turbo Equalizer by Issue Date

Browsing VLSI Architectures for High Throughput Turbo Decoder and Reduced Complexity Turbo Equalizer by Issue Date

Now showing items 1-1 of 1

VLSI Architectures for High Throughput Turbo Decoder and Reduced Complexity Turbo Equalizer

Karim, Shaikh Montajul (IIT Kharagpur, 2012-06)

Now showing items 1-1 of 1

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login