VLSI Architectures for High Throughput Turbo Decoder and Reduced Complexity Turbo Equalizer

Browse by

Author : Shaikh Montajul Karim
Guide : Dr. Indrajit Chakrabarti
Department of Electronics and Electrical Communication Engineering Indian Institute of Technology, Kharagpur, June 2012

Recent Submissions

Search DSpace

Browse

My Account

Discover

RSS Feeds

VLSI Architectures for High Throughput Turbo Decoder and Reduced Complexity Turbo Equalizer

VLSI Architectures for High Throughput Turbo Decoder and Reduced Complexity Turbo Equalizer

Browse by

Recent Submissions

Search DSpace

Browse

All of DSpace

This Collection

My Account

Discover

Author

Subject

Date Issued

Has File(s)

RSS Feeds