IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Design and Development of Jitter Measurement Circuit for High-Speed SerDes System using 65 nm CMOS Process
→
Browsing Design and Development of Jitter Measurement Circuit for High-Speed SerDes System using 65 nm CMOS Process by Subject

Browsing Design and Development of Jitter Measurement Circuit for High-Speed SerDes System using 65 nm CMOS Process by Subject

Now showing items 1-5 of 5

Subject
65 nm CMOS Process [1]
High-Speed System Design [1]
Jitter Measurement Circuit [1]
Phase-Locked Loops [1]
Serdes System [1]

Now showing items 1-5 of 5

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login