IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard
→
Browsing Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard by Author

Browsing Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard by Author "Singhadia, Ashish"

Now showing items 1-1 of 1

Hardware-Efficient VLSI Architectures and Algorithms For The HEVC Standard

Singhadia, Ashish (IIT Kharagpur, 2022-02)

Now showing items 1-1 of 1

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login