IDR - IIT Kharagpur
FPGA Fabric Conscious Architecture Design and Inclusion of Testability for High Performance Implementations
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
FPGA Fabric Conscious Architecture Design and Inclusion of Testability for High Performance Implementations
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
FPGA Fabric Conscious Architecture Design and Inclusion of Testability for High Performance Implementations
Palchaudhuri, Ayan
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/11941
Date:
2021-11
Show full item record
Files in this item
Name:
NB17262_Abstract.pdf
Size:
59.94Kb
Format:
PDF
View/
Open
Name:
NB17262_Thesis.pdf
Size:
25.47Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
FPGA Fabric Conscious Architecture Design and Inclusion of Testability for High Performance Implementations
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
