IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
FPGA Fabric Conscious Architecture Design and Inclusion of Testability for High Performance Implementations

FPGA Fabric Conscious Architecture Design and Inclusion of Testability for High Performance Implementations

Browse by

By Issue Date
Authors
Titles
Subjects

Author: Ayan Palchaudhuri
Supervisor: Prof. Anindya Sundar Dhar
Department of Electronics and Electrical Communication Engineering
Indian Institute of Technology Kharagpur, India
November, 2021

Recent Submissions

FPGA Fabric Conscious Architecture Design and Inclusion of Testability for High Performance Implementations

Palchaudhuri, Ayan (IIT Kharagpur, 2021-11)

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Discover

Author
- Palchaudhuri, Ayan (1)
Subject
Date Issued
- 2021 (1)
Has File(s)
- Yes (1)

RSS Feeds

RSS 1.0
RSS 2.0
Atom

FPGA Fabric Conscious Architecture Design and Inclusion of Testability for High Performance Implementations

FPGA Fabric Conscious Architecture Design and Inclusion of Testability for High Performance Implementations

Browse by

Recent Submissions

Search DSpace

Browse

All of DSpace

This Collection

My Account

Discover

Author

Subject

Date Issued

Has File(s)

RSS Feeds