IDR - IIT Kharagpur

Subthreshold Modeling of Asymmetric Multi Gate Junctionless FETs with Scaled Equivalent Oxide Thickness

Files in this item

This item appears in the following Collection(s)

Search DSpace


Advanced Search

Browse

My Account