IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Advanced Technology Development Center
→
Subthreshold Modeling of Asymmetric Multi Gate Junctionless FETs with Scaled Equivalent Oxide Thickness
→
Browsing Subthreshold Modeling of Asymmetric Multi Gate Junctionless FETs with Scaled Equivalent Oxide Thickness by Subject

Browsing Subthreshold Modeling of Asymmetric Multi Gate Junctionless FETs with Scaled Equivalent Oxide Thickness by Subject

Now showing items 1-5 of 5

Subject
Double gate [1]
Gate all around [1]
Junctionless FETs [1]
Subthreshold model [1]
Threshold voltage [1]

Now showing items 1-5 of 5

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login