DSpace JSPUI
DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets
Learn More
Please use this identifier to cite or link to this item:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/1741Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Karim, Shaikh Montajul | |
| dc.date.accessioned | 2013-03-25T07:44:35Z | |
| dc.date.available | 2013-03-25T07:44:35Z | |
| dc.date.issued | 2012-06 | |
| dc.identifier.govdoc | NB14685 | |
| dc.identifier.uri | http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/1741 | |
| dc.language.iso | en | en |
| dc.publisher | IIT Kharagpur | en |
| dc.subject | VLSI | en |
| dc.title | VLSI Architectures for High Throughput Turbo Decoder and Reduced Complexity Turbo Equalizer | en |
| dc.type | Thesis | en |
| Appears in Collections: | VLSI Architectures for High Throughput Turbo Decoder and Reduced Complexity Turbo Equalizer | |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| NB14685_Abstract.pdf | 479.22 kB | Adobe PDF |  View/Open | |
| NB14685_CV.pdf | 480.09 kB | Adobe PDF |  View/Open | |
| NB14685_Introductions.pdf | 681.61 kB | Adobe PDF |  View/Open | |
| NB14685_Thesis.pdf Restricted Access | 4.02 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.