

# Contents

**Acknowledgments** i

**Abstract** iii

**List of Abbreviations** vii

**List of Figures** xv

**List of Tables** xix

**1 Introduction** 1

    1.1 Turbo Code and Its Realization . . . . . 2

    1.2 Motivation behind the Present Work . . . . . 4

    1.3 Summary of Contributions . . . . . 6

    1.4 Organization of the Dissertation . . . . . 7

**2 Background and Literature Survey** 9

    2.1 Digital Communication System . . . . . 9

    2.2 Turbo Code . . . . . 12

        2.2.1 Shannon Channel Capacity . . . . . 13

        2.2.2 Turbo Code for Forward Error Correction . . . . . 15

        2.2.3 Turbo Encoder . . . . . 16

2.2.4	Punctured Convolutional Code . . . . .	21
2.2.5	Turbo Decoder . . . . .	22
2.3	Decoding Algorithms for Turbo Code . . . . .	24
2.3.1	MAP Algorithm . . . . .	24
2.3.2	Log MAP Algorithm . . . . .	26
2.4	Interleaver . . . . .	29
2.4.1	Types of Interleaver . . . . .	30
2.4.2	Collision Free Interleaver . . . . .	31
2.5	Turbo Equalization . . . . .	32
2.5.1	Conventional Turbo Equalization . . . . .	33
2.5.2	SIC Based Turbo Equalization . . . . .	33
2.6	Conclusions . . . . .	34
<b>3</b>	<b>Improved VLSI Architecture for Log-MAP Turbo Decoder</b>	<b>37</b>
3.1	Introduction . . . . .	38
3.2	Related Work . . . . .	39
3.3	Parallel Log-MAP Decoding Algorithm . . . . .	41
3.4	Graphical Representation Method . . . . .	44
3.5	Parallel Turbo Decoder Architecture . . . . .	48
3.5.1	ACSO Architecture . . . . .	48
3.5.2	SISO Decoder Architecture . . . . .	49
3.5.3	Parallel MAP Architecture . . . . .	51
3.5.4	Complexity Analysis . . . . .	53
3.6	Performance and Synthesis Results . . . . .	55
3.7	Conclusions . . . . .	58
<b>4</b>	<b>Area Efficient Architecture for Pipelined Parallel Turbo Decoder</b>	<b>61</b>
4.1	Introduction . . . . .	61

4.1.1	Parallel Log-MAP Decoding . . . . .	63
4.1.2	Parallel Architecture . . . . .	64
4.1.3	Pipelined Architecture of ACSO . . . . .	65
4.2	Normalization Technique for ACSO . . . . .	65
4.3	Pipelined Architecture for Turbo Decoder . . . . .	69
4.3.1	Pipelined MAP Decoding . . . . .	69
4.3.2	Pipelined Parallel MAP Decoding . . . . .	71
4.4	Combined Pipelined Parallel Architecture for Turbo Decoder . . . . .	72
4.4.1	Pipelined Turbo Decoder Architecture . . . . .	72
4.4.2	Pipelined Parallel Architecture for Turbo Decoder . . . . .	76
4.5	Synthesis Results . . . . .	78
4.6	Conclusions . . . . .	82
<b>5</b>	<b>Design of Collision Free Interleaver</b>	<b>83</b>
5.1	Introduction . . . . .	83
5.2	Related Work . . . . .	90
5.3	Interleaver for Parallel Turbo Decoder . . . . .	91
5.3.1	Parallel Interleaver Technique . . . . .	91
5.3.2	Parallel Interleaver for 3GPP-LTE . . . . .	96
5.3.3	Parallel Interleaver Architecture . . . . .	100
5.4	Interleaver for Pipelined Parallel Turbo Decoder . . . . .	102
5.4.1	Interleaver Architecture for Pipelined Parallel Turbo Decoder	103
5.4.2	Advantages of the Proposed Implementation . . . . .	105
5.4.3	Interconnection Network . . . . .	106
5.5	Implementation Results . . . . .	107
5.6	Conclusions . . . . .	109
<b>6</b>	<b>Architecture for Reduced Complexity Turbo Equalizer</b>	<b>111</b>

6.1	Turbo Equalization . . . . .	111
6.1.1	Introduction . . . . .	111
6.1.2	System Model . . . . .	113
6.2	VLSI Architecture of Reduced Complexity Linear Turbo Equalizer . . . . .	116
6.2.1	SISO Decoder . . . . .	116
6.2.2	Conversion of LLR and Symbol . . . . .	118
6.2.3	LMS Based Adaptive Interference Canceller . . . . .	119
6.3	Results . . . . .	122
6.3.1	Simulation Results . . . . .	122
6.3.2	Synthesis Results . . . . .	124
6.4	Conclusions . . . . .	125
<b>7</b>	<b>Conclusions and Future Work</b>	<b>127</b>
7.1	Major Contributions . . . . .	127
7.2	Scope for Future Research . . . . .	129
	<b>Bibliography</b>	<b>135</b>
	<b>Publications</b>	<b>145</b>
	<b>Biography</b>	<b>147</b>

# List of Figures

2.1	Generic model of a digital communication system or a magnetic storage system. . . . .	10
2.2	Block diagram of a digital communication system. . . . .	11
2.3	Turbo encoder using two recursive systematic convolutional encoders with an interleaver in between them. . . . .	17
2.4	Non-recursive systematic convolutional encoder for rate 1/2 code. . .	19
2.5	Recursive systematic convolutional (RSC) encoder $(1, 5/7)_8$ . . . . .	19
2.6	State diagram for rate 1/2 convolutional code having constraint length $K = 3$ . . . . .	20
2.7	Trellis diagram of $(1, 5/7)_8$ RSC encoder. . . . .	21
2.8	Block diagram of turbo decoder consisting of two component decoders that iteratively exchange extrinsic information through interleaver / de-interleaver. . . . .	23
3.1	Graphical representation of MAP decoding process where dummy state metrics are calculated using the window border values (also known as next iteration initialization method ( <i>NII</i> )). . . . .	45
3.2	Parallel MAP Decoding with combined warm-up and Next Iteration Initialize ( <i>NII</i> ) method. . . . .	47
3.3	Conventional architecture of an add compare select offset (ACSO) unit.	48

3.4	Block diagram of a soft in soft out (SISO) decoding module referred as worker. . . . .	49
3.5	Assembly of $N$ number of Parallel workers for parallel decoding. . . .	50
3.6	Architecture of the proposed worker. . . . .	52
3.7	Behavioral simulation of SISO decoder. . . . .	55
3.8	BER performance of the proposed parallel turbo decoder for different values of warm-up length ( $L$ ) and number of full iteration ( $I$ ) used in the decoding process. . . . .	57
4.1	Architecture of conventional ACSO with normalization block. . . . .	62
4.2	Division of a data frame of size $K$ into $N$ sub blocks each of size $W$ to be processed concurrently by $N$ parallel workers. . . . .	63
4.3	Pipelined architecture of ACSO unit with conventional normalization block. . . . .	66
4.4	Pipelined architecture of an ACSO unit to realize the normalization while adding offset to state metrics using global overflow protection logic (GOPL). . . . .	67
4.5	Circuit realization of Global overflow protection logic (GOPL). . . . .	68
4.6	Division of a frame of size $K$ into $P$ sub blocks each of length $W_P$ to be processed in an interleaved manner by the $P$ stage pipelined Worker. . . . .	70
4.7	Data frame of size $K$ is divided into a number of segments each of size $L_s = K/(N \times P)$ to be processed by $N$ parallel workers each configured as a $P$ stage pipeline. . . . .	71
4.8	Trellis segments to be processed by $N$ parallel workers each configured as a $P$ stage pipeline. . . . .	73
4.9	Architecture of a pipelined SISO worker. . . . .	74
4.10	Branch metric buffering for parallel MAP decoding process. . . . .	75

4.11	Buffering of branch metrics for parallel and pipelined process of MAP decoding. . . . .	76
4.12	Top level architecture of pipelined parallel MAP decoder. . . . .	78
5.1	Four Parallel SISO workers are accessing four different memory sub blocks of interleaver in the first read cycle without any collision. . .	84
5.2	Four Parallel SISO workers trying to get access to the memory sub blocks of interleaver in 3rd read cycle resulting in collision at second memory block $M_2$ . . . . .	85
5.3	Four Parallel SISO workers trying to get access to the memory sub blocks of interleaver in 4th read cycle resulting in collision at first memory block $M_1$ . . . . .	86
5.4	Four Parallel SISO workers get access to the memory sub blocks of interleaver without any collision. . . . .	87
5.5	Sub block memory access during 1st half iteration for collision free interleaver. . . . .	89
5.6	Sub block memory access during 2nd half iteration for collision free interleaver. . . . .	90
5.7	Stage 1 of data processing during first half iteration. . . . .	93
5.8	Stage 2 of data processing during first half iteration. . . . .	94
5.9	Stage 3 of data processing during first half iteration. . . . .	94
5.10	Data processing during 1st half iteration using natural sequence. . . .	95
5.11	Data processing during 2nd half iteration using interleaved sequence. .	96
5.12	Overall architecture of a QPP Address Generator. . . . .	99
5.13	Architecture of base recursion unit RU_0 for QPP address generator. . . .	100
5.14	Architecture of recursion unit RU_p for QPP address generator. . . .	100
5.15	Interleaver architecture for parallel turbo decoder. . . . .	102

5.16	Serial architecture of Parallel Turbo decoder. . . . .	103
5.17	Interleaver architecture for pipelined parallel turbo decoder. . . . .	104
5.18	Partial architecture of the crossbar network for pipelined parallel turbo decoder. . . . .	106
5.19	Parallel address generation for QPP interleaver ( $N=8$ and $K=256$ ). . .	108
6.1	Block diagram of transmitter module of conventional communication system. . . . .	114
6.2	Block diagram of linear turbo equalizer. . . . .	115
6.3	Block diagram of Interference canceller. . . . .	121
6.4	Functional block diagram of SISO decoder. . . . .	122
6.5	BER performance of turbo equalizer with 4 QAM for different standard channels. . . . .	124

# List of Tables

- 3.1 Modern Communication Standards Using Turbo Code. . . . . 38
- 3.2 Estimated Features of Designed High Throughput Turbo Decoder. . . 56
- 3.3 Comparison of High Throughput Parallel Turbo Decoders. . . . . 56
  
- 4.1 Estimated Features of Proposed Pipelined Parallel Turbo Decoder. . . 79
- 4.2 Key Characteristics and Architectural Comparison with Published  
Turbo Decoders. . . . . 81
  
- 5.1 List of QPP Interleavers and Parallelism Degree Supported. . . . . 97
- 5.2 Performance of Parallel Interleaver Architecture for 3GPP-LTE. . . . 108
  
- 6.1 Area and Power Consumption by Different Modules of The Soft In-  
terference Canceller Based Turbo Equalizer (SIC\_TEQ) . . . . . 125



# 1 Introduction

Forward error correction (FEC) codes play a fundamental role in ensuring efficient use of the available spectrum by all modern communication systems. Shannon demonstrated the performance limits of channel coding and modulation schemes in his pioneering report [1]. It was theoretically established that a reliable communication could be possible with a data rate lower than the *channel capacity* by designing appropriate error correcting codes (ECC). However, the landmark work gave hardly any indication of how to construct such practical codes. Ever since then, coding theory experts have endeavored to design codes approaching the Shannon channel capacity limit. In search of powerful error correcting codes, historically several complicated decoding algorithms have been proposed whose hardware realization was found difficult due to high computational complexity of the decoding algorithms. However, the advent of high performance VLSI technologies in the last decade has been able to overcome these difficulties. Efficient hardware implementation of highly complex digital architectures and systems has been facilitated with the ongoing progress of VLSI technology. Thereby, high throughput, low latency and relatively lower energy consumption can be accomplished by exploring the design space carefully. The design of a practically feasible decoder that nearly approaches the Shannon limit has become a thrust area for research. Especially, the high throughput requirements from a large number of emerging services involving

data communication have posed a lot of design challenges to be addressed.

This introductory chapter starts with identifying the challenges encountered while trying to implement a high throughput turbo decoder. The need of limited power consumption, reduction of size of memory blocks and high speed of computational kernel are highlighted. Next, the motivation of the present work is clearly spelt out. The chapter ends by giving the outline of the thesis.

## 1.1 Turbo Code and Its Realization

Turbo code has been able to combine structured codes to closely achieve the limit on channel capacity prescribed by Shannon. Research on turbo codes has witnessed a significant increase in power efficiency as compared to the earlier block and convolutional coding methods. The very first implementation of turbo code used two recursive systematic convolutional (RSC) encoders connected in parallel and separated by a pseudo random interleaver [2]. Iterative decoding method for turbo code has been an important milestone in the progress of communication system design. Because of their outstanding performance, various standards such as 3GPP, IEEE 802.16d and IEEE 802.16e have adopted turbo codes as their channel coding schemes. The turbo principle is being added to an increasing array of applications as well as more and more telecommunication standards worldwide.

Turbo codes have been proven to be an excellent technique for providing substantial increase in bandwidth efficiency in communications over satellite. They have been selected for their impressive forward error correcting capability to regenerate the weak signal on the up link to the satellite. The digital video broadcasting (DVB) system for digital television services makes use of the satellite communication links. In this type of communication channel, turbo codes have been chosen for the return channel via satellite for the additional services of Internet and data transfer.

In deep space communication, turbo codes were selected for their outstanding performance in improving power efficiency over that of the existing codes. It has been considered further for many space exploration projects for their channel coding standards. The important role of turbo codes and their classes is more likely to prevail in all future space projects [3].

Demand of higher capacity of modern data storage systems can be made by increasing the storage density and the data transfer rate. Coding and signal processing efficiently improve the storage capacity in hard-drive systems and magnetic recording channels [4]. The optimal decoding and equalization exhibit a robust and efficient means of faithful reproduction of digitally stored data [5]. Turbo decoding and equalization are therefore becoming the most potential candidate for the next generation read channels in magnetic and optical storage media.

The principle of iterative decoding has been successfully extended to the channel equalization problem [6]. This can efficiently mitigate the impairments, for example, inter symbol interference (ISI), fading and non linear distortion experienced in many communication media.

Turbo codes can be efficiently implemented with Application Specific Integrated Circuit (ASIC) tools in order to accomplish high performance and speed and to satisfy the need of adequate on-chip memory. Turbo decoder used in the portable and hand held devices demand a low power consumption due to the limited battery power. Standard cell based full custom ASIC design offers [7] excellent speed factor while consuming little power and chip area compared to the configurable computing machines (CCM) [8]. It is possible in ASIC to realize a low power, high speed turbo decoder that satisfies the real time constraints of modern telecommunication standards like 3GPP-LTE. Consequently, the ASIC tool has been used in the present work as the target technology for the proposed designs.

## 1.2 Motivation behind the Present Work

Voice communication is slowly giving way to wireless Internet service. There is a growing demand of newer services by increasing the number of mobile users in the present rapidly changing world. Extremely efficient use of resources like bandwidth and power is becoming the main concern for the designer. It is imperative to design and develop a spectrally efficient capacity approaching code for error free transmission. However, the coding gain required in achieving the Shannon limit [1] comes at the expense of considerable complexity of the decoder. Energy consumption associated with implementing the decoder thereby has become a significant and crucial factor specifically for the wireless system [9].

The invention of turbo codes has triggered a significant amount of research, leading to numerous enhancements and refinements of the originally proposed scheme. Though turbo code offers good performance at low SNR, the large decoding latency due to the iterative execution of typically long data frames creates a major problem in high throughput applications [10, 11]. Efficient architectures like parallel processing [12] offer viable solution by reasonably enhancing the decoding throughput. Hence, there is a need to undertake research towards developing parallel turbo decoder architecture that ensures high throughput while involving reasonably low area and low power consumption.

The design of the interleaver has been deeply investigated, yielding good permutations that substantially improve the distance properties that play a crucial role in achieving good performance of the iterative decoder. Design of efficient interleaver architecture for parallel turbo decoder requires high memory bandwidth to support concurrent access of soft information which, however, is prone to result in considerable power dissipation. Moreover, design of collision-free interleaver for parallel

turbo decoder is considered a major challenge in ongoing research. Interleaving permutations that substantially improve the minimum distance property and are suitable for parallel architecture constitute an active research area. Consequently, there is a growing need to develop contention free interleavers which not only provide high throughput but at the same time ensure low power consumption.

Parallel architecture of the turbo decoder can be augmented by pipelining various components of the decoder to further enhance the processing speed with tolerable additional area overhead. So it would be worthwhile to carry out research on applying judicious combination of pipelining and parallelism in order to produce turbo decoder architecture with remarkably high throughput.

Jointly optimized equalization and decoding (also known as turbo equalization) has gained considerable interest of the research community to compensate for the channel impairments due to fading and ISI. However, relatively little work has been carried out on implementation of reduced complexity turbo equalizer. Due research emphasis should be laid on designing efficient architecture of a reduced complexity turbo equalizer using soft interference canceller and parallel SISO decoder, which can accomplish high throughput requirements of wireless applications.

The work recorded in this dissertation has therefore concentrated on the design and development of efficient high throughput turbo decoder architecture suitable for high throughput application. By relaxing some of the constraints, the designed architecture can be targeted for hand held devices which are typically operated by battery power and are meant for real time operation. The major directions in which the present work has progressed can be summarized as follows:

- Design and implementation of area efficient architecture for high throughput turbo decoder based on parallel processing of sliding window Log-MAP algo-

rithm.

- Develop high speed SISO decoding module to accomplish high throughput turbo decoder based on pipelined architecture that reduces the critical path delay of the decoding core.
- Conceive a new algorithm and architecture by combining parallel processing and pipelining technique as an efficient means of enhancing the throughput significantly.
- Design and implementation of a collision free interleaver suitable for a highly parallel and pipelined turbo decoder.
- Design and implementation of reduced complexity turbo equalizer based on soft interference cancellation (SIC) method.

### 1.3 Summary of Contributions

In this dissertation, various issues related to practical implementation of high throughput turbo decoder have been addressed. Major contributions of the research work embodied in the present thesis are given next.

- An area efficient turbo decoder has been designed and implemented based on sliding window Log-MAP algorithm. Trellis level parallelism coupled with high speed add-compare-select-offset-add (ACSO) architecture has been incorporated as an efficient means of realizing a high throughput turbo decoder.
- A high speed soft-in-soft-out (SISO) decoding architecture has been developed. The work considers the sub block interleaved pipeline architecture to process

the entire data frame with the highest operating frequency reported so far. The design is based on four-stage pipelining of the decoding core and a novel normalization technique that has been proposed in this work. The proposed design integrates addition of the correction factor and normalization of the state metric in order to reduce the critical path delay for realizing of high speed decoding module.

- The work has combined the strengths of pipelining and parallelism to considerably enhance the throughput of the decoder that was designed solely on the principle of parallelism. With negligible additional area overhead, turbo decoder architecture based on combination of both pipelining and parallel processing has been implemented.
- Efficient architecture has been designed and developed to accomplish collision free interleaver. The Quadratic Permutation Polynomial (QPP) based cross-bar switch provides a dynamic and temporal interconnection between the set of pipelined parallel workers and the interleaver memory. Collision free memory access has been ensured by memory sub banking scheme and a switching schedule appropriate for the pipelined parallel turbo decoder.
- An iterative turbo equalizer based on Soft Interference Canceller (SIC) has been implemented in this work. The proposed architecture for reduced complexity turbo equalizer displays performance which is sufficiently close to that of the complex minimum mean square turbo equalizer.

## 1.4 Organization of the Dissertation

The present thesis has been organized as follows.

**Chapter 1** outlines the objectives and motivation of this work. Summary of the contributions and the thesis organization are also specified in this introductory chapter.

**Chapter 2** reviews the basic concepts of digital communication system and important theory on turbo code which have been used extensively throughout this thesis. It also presents a survey on diverse research activities related to the existing algorithms and architectures for high throughput convolutional turbo decoder. Subsequently, the principle of soft interference canceller based turbo equalization has been briefly discussed.

**Chapter 3** discusses the architecture and the implementation of highly parallel turbo decoder for throughput improvement. The synthesis results for the proposed architecture have also been included.

**Chapter 4** is dedicated to the concept of applying a combination of pipelining and parallel processing with a novel normalization technique to enhance the throughput of the turbo decoder further. The key results from the hardware implementation of the proposed architecture are given as well.

**Chapter 5** discusses about the need of collision free interleaver architecture for parallel turbo decoder and describes an efficient implementation of the collision free interleaver. The collision free interleaver architecture has been further optimized for the combined pipelined parallel turbo decoder.

**Chapter 6** focuses on implementation details of the architecture for reduced complexity turbo equalizer based on soft interference canceller (SIC).

**Chapter 7** finally summarizes the overall achievement of the present research work recorded in the thesis, and identifies some future research directions in the relevant fields.