IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Design and Implementation of 12.5 Gb/s Linear Clock and Data Recovery Circuit using 65 nm CMOS Process
→
Browsing Design and Implementation of 12.5 Gb/s Linear Clock and Data Recovery Circuit using 65 nm CMOS Process by Subject

Browsing Design and Implementation of 12.5 Gb/s Linear Clock and Data Recovery Circuit using 65 nm CMOS Process by Subject

Now showing items 1-5 of 5

Subject
Clock and data recovery (CDR) [1]
Clock Synthesizers [1]
Dual loop architecture [1]
Linear operating span [1]
Signal integrity [1]

Now showing items 1-5 of 5

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login