IDR - IIT Kharagpur
High Speed VLSI CORDIC Architectures
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
High Speed VLSI CORDIC Architectures
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
High Speed VLSI CORDIC Architectures
Lakshmi, B.
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/709
Date:
2010
Abstract:
COordinate Rotation DIgital Computer (CORDIC) algorithm is an iterative met- hod for fast hardware implementation of vector rotations.
Show full item record
Files in this item
Name:
NB14236.pdf
Size:
1.212Mb
Format:
PDF
View/
Open
Name:
NB14236_Abstract.pdf
Size:
215.1Kb
Format:
PDF
View/
Open
Name:
NB14236_CV.pdf
Size:
213.5Kb
Format:
PDF
View/
Open
Name:
NB14236_Introduct ...
Size:
260.7Kb
Format:
PDF
View/
Open
Name:
NB14236_TOC.pdf
Size:
242.8Kb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
High Speed VLSI CORDIC Architectures
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login