IDR - IIT Kharagpur
Synthesis of Low Power High Performance Mixed Cmos Vlsi Circuits
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Information Technology
→
Synthesis of Low Power High Performance Mixed Cmos Vlsi Circuits
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Synthesis of Low Power High Performance Mixed Cmos Vlsi Circuits
Saipraveen, Kadiyala
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/5434
Date:
2015-01
Show full item record
Files in this item
Name:
NB15251_Abstract.pdf
Size:
21.91Kb
Format:
PDF
View/
Open
Name:
NB15251_Thesis.pdf
Size:
1.735Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Synthesis of Low Power High Performance Mixed Cmos Vlsi Circuits
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
