IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Genetic Algorithm based Logic Optimization and Synthesis Techniques with Area-Power Trade-offs
→
Browsing Genetic Algorithm based Logic Optimization and Synthesis Techniques with Area-Power Trade-offs by Subject

Browsing Genetic Algorithm based Logic Optimization and Synthesis Techniques with Area-Power Trade-offs by Subject "Multiplexer synthesis"

Now showing items 1-1 of 1

Genetic Algorithm based Logic Optimization and Synthesis Techniques with Area-Power Trade-offs

Pradhan, Sambhu Nath (IIT Kharagpur, 2010)

In recent times, power consumption has been recognized as an important issue in implementing battery-operated portable devices. Power consumption of individual blocks of VLSI circuit is reaching the limits of what can ...

Now showing items 1-1 of 1

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login