IDR - IIT Kharagpur
Improved Test Techniques for Network-on-Chip Based Memory Systems
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Computer Science & Engineering
→
Improved Test Techniques for Network-on-Chip Based Memory Systems
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Improved Test Techniques for Network-on-Chip Based Memory Systems
Ghoshal, Bibhas
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/5073
Date:
2014-07
Show full item record
Files in this item
Name:
NB15125_Abstract.pdf
Size:
30.09Kb
Format:
PDF
View/
Open
Name:
NB15125_Thesis.pdf
Size:
1.295Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Improved Test Techniques for Network-on-Chip Based Memory Systems
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
