IDR - IIT Kharagpur
Filter by: Subject
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Computer Science & Engineering
→
SAT Based Solutions for Timing and Power Estimation of Gate Level Circuits
→
Filter by: Subject
JavaScript is disabled for your browser. Some features of this site may not work without it.
Filter by: Subject
Results Per Page:
5
10
20
40
60
80
100
Now showing items 1-5 of 1
Accurate Critical Delay Computation (1)
Bounded Delay Model (1)
Computing Critical Delay (1)
Power Estimation (1)
Sequential Circuits (1)
Now showing items 1-5 of 1
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login