IDR - IIT Kharagpur
Design and Implementation of High Speed Energy Efficient Transceivers for On-Chip Interconnects
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Design and Implementation of High Speed Energy Efficient Transceivers for On-Chip Interconnects
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Design and Implementation of High Speed Energy Efficient Transceivers for On-Chip Interconnects
Wary, Nijwm
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/11176
Date:
2018-03
Show full item record
Files in this item
Name:
NB16011_Abstract.pdf
Size:
23.73Kb
Format:
PDF
View/
Open
Name:
NB16011_Thesis.pdf
Size:
5.724Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Design and Implementation of High Speed Energy Efficient Transceivers for On-Chip Interconnects
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
