IDR - IIT Kharagpur
Filter by: Subject
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Design of Low Vmin Area Efficient Compiler Compatible 1R1W Register Files for Future SoCs
→
Filter by: Subject
JavaScript is disabled for your browser. Some features of this site may not work without it.
Filter by: Subject
Results Per Page:
5
10
20
40
60
80
100
Now showing items 1-5 of 1
1R1W (1)
Contention free delayed keeper (1)
High density (1)
SoC (1)
Ultra-high density (1)
Now showing items 1-5 of 1
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login