Request a document copy: Design and Implementation of 12.5 Gb/s Linear Clock and Data Recovery Circuit using 65 nm CMOS Process

all files (of this document) in restricted access
the file(s) you requested
Cancel