DSpace JSPUI
DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets
Learn More
Please use this identifier to cite or link to this item:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/7831| Title: | A Class of Pipelined Architectures to Realize High Speed Adaptive Equalizers |
| Authors: | Pervin, Suraiya |
| Keywords: | Zero Latency Pipelined Architecture Karhmen Loeve Transform Systolic Array Adaptive Equalizer |
| Issue Date: | 1-Dec-2001 |
| Publisher: | IIT, Kharagpur |
| Gov't Doc #: | NB12731 |
| URI: | http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/7831 |
| Appears in Collections: | A Class of Pipelined Architectures to Realize High Speed Adaptive Equalizers |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| NB12731_Thesis.pdf Restricted Access | 5.74 MB | Adobe PDF | View/Open Request a copy | |
| NB12731_Abstract.pdf | 105.46 kB | Adobe PDF |  View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.