Please use this identifier to cite or link to this item:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/5073
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Ghoshal, Bibhas | - |
dc.date.accessioned | 2015-09-23T04:48:04Z | - |
dc.date.available | 2015-09-23T04:48:04Z | - |
dc.date.issued | 2014-07 | - |
dc.identifier.govdoc | NB15125 | - |
dc.identifier.uri | http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/5073 | - |
dc.language.iso | en | en |
dc.publisher | IIT Kharagpur | en |
dc.subject | FIFO Buffer | en |
dc.subject | DRAM Operation | en |
dc.subject | SRAM Operation | en |
dc.subject | Memory BIST | en |
dc.subject | Network-on-Chip | en |
dc.title | Improved Test Techniques for Network-on-Chip Based Memory Systems | en |
dc.type | Thesis | en |
Appears in Collections: | Improved Test Techniques for Network-on-Chip Based Memory Systems |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
NB15125_Abstract.pdf | 30.09 kB | Adobe PDF | ![]() View/Open | |
NB15125_Thesis.pdf Restricted Access | 1.33 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.