Please use this identifier to cite or link to this item:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/3853
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kundu, Subhadip | - |
dc.date.accessioned | 2015-06-25T09:54:25Z | - |
dc.date.available | 2015-06-25T09:54:25Z | - |
dc.date.issued | 2015-06-25T09:54:25Z | - |
dc.identifier.govdoc | NB15034 | - |
dc.identifier.uri | http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/3853 | - |
dc.language.iso | en_US | en |
dc.subject | VLSI | en |
dc.subject | Scan Chain Diagnosis | en |
dc.subject | Design for Diagnosis | en |
dc.subject | Diagnosability Metric | en |
dc.subject | Combinational Logic Diagnosis | en |
dc.title | Diagnosis Techniques for Identifying Faults in Digital VLSI Circuits | en |
dc.type | Thesis | en |
Appears in Collections: | Diagnosis Techniques for Identifying Faults in Digital VLSI Circuits |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
NB15034_abstract.pdf | 18.29 kB | Adobe PDF | ![]() View/Open | |
NB15034_thesis.pdf Restricted Access | 875.28 kB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.