Prediction and Reduction of Reference Spur in a Frequency Synthesizer

Please use this identifier to cite or link to this item: http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/2931

Full metadata record

DC Field	Value	Language
dc.contributor.author	Mandal, Debashis
dc.date.accessioned	2014-10-08T11:17:32Z
dc.date.available	2014-10-08T11:17:32Z
dc.date.issued	2013-06
dc.identifier.govdoc	NB14803
dc.identifier.uri	http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/2931
dc.language.iso	en	en
dc.publisher	IIT Kharagpur	en
dc.subject	Periodic charge distribution	en
dc.subject	Phase Locked Loops	en
dc.subject	Spur Reducing Architecture	en
dc.subject	Pulse repetition technique	en
dc.subject	Frequency synthesizer	en
dc.subject	System stability	en
dc.subject	Voltage controlled oscillator	en
dc.subject	Spur Prediction	en
dc.subject	Noise Analysis	en
dc.subject	Reference spur prediction	en
dc.subject	Reference spur reduction	en
dc.title	Prediction and Reduction of Reference Spur in a Frequency Synthesizer	en
dc.type	Thesis	en
Appears in Collections:	Prediction and Reduction of Reference Spur in a Frequency Synthesizer

Files in This Item:

File	Description	Size	Format
NB14803_Abstract.pdf		465.32 kB	Adobe PDF	View/Open
NB14803_Thesis.pdf Restricted Access		5.5 MB	Adobe PDF	View/Open Request a copy

DSpace JSPUI