DSpace JSPUI
DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets
Learn More
Please use this identifier to cite or link to this item:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/14963| Title: | A Machine Learning Approach for Network-on-Chip Architecture Design |
| Authors: | Sambangi, Ramesh |
| Keywords: | Network-On-Chip(Noc) Noc Analytical Model Application Mapping Machine Learning Message Passing Neural Network (MPNN) |
| Issue Date: | Feb-2024 |
| Publisher: | IIT Kharagpur |
| Gov't Doc #: | NB18156 |
| URI: | http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/14963 |
| Appears in Collections: | A Machine Learning Approach for Network-on-Chip Architecture Design |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| NB18156_Abstract.pdf | 60.02 kB | Adobe PDF | View/Open | |
| NB18156_Thesis.pdf Restricted Access | 1.32 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.