Please use this identifier to cite or link to this item: http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/11549
Full metadata record
DC FieldValueLanguage
dc.contributor.authorKumar, Ajit-
dc.date.accessioned2022-08-05T10:14:03Z-
dc.date.available2022-08-05T10:14:03Z-
dc.date.issued2021-06-
dc.identifier.govdocNB17061-
dc.identifier.urihttp://www.idr.iitkgp.ac.in/xmlui/handle/123456789/11549-
dc.language.isoenen_US
dc.publisherIIT Kharagpuren_US
dc.subjectSubthreshold modelen_US
dc.subjectThreshold voltageen_US
dc.subjectJunctionless FETsen_US
dc.subjectDouble gateen_US
dc.subjectGate all arounden_US
dc.titleSubthreshold Modeling of Asymmetric Multi Gate Junctionless FETs with Scaled Equivalent Oxide Thicknessen_US
dc.typeThesisen_US
Appears in Collections:Subthreshold Modeling of Asymmetric Multi Gate Junctionless FETs with Scaled Equivalent Oxide Thickness

Files in This Item:
File Description SizeFormat 
NB17061_Abstract.pdf169.82 kBAdobe PDFView/Open
NB17061_Thesis.pdf
  Restricted Access
3.78 MBAdobe PDFView/Open Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.