Please use this identifier to cite or link to this item:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/10136
Title: | Reliable and Fault Tolerant Network-On-Chip Design |
Authors: | Chatterjee, Navonil |
Keywords: | Network-on-chip Fault tolerance Reliability Particle swarm optimization Mixed integer linear programming |
Issue Date: | Jul-2018 |
Publisher: | IIT Kharagpur |
Gov't Doc #: | NB16128 |
URI: | http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/10136 |
Appears in Collections: | Reliable and Fault Tolerant Network-On-Chip Design |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
NB16128_Abstract.pdf | 27.54 kB | Adobe PDF | View/Open | |
NB16128_Thesis.pdf Restricted Access | 2.21 MB | Adobe PDF | View/Open Request a copy |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.