IDR - IIT Kharagpur
Optimum Harmonic Load Compensator: Simulation & Pc-Based Experimental Verification with a Single-Phase Thyristorized Load
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electrical Engineering
→
Optimum Harmonic Load Compensator: Simulation & Pc-Based Experimental Verification with a Single-Phase Thyristorized Load
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Optimum Harmonic Load Compensator: Simulation & Pc-Based Experimental Verification with a Single-Phase Thyristorized Load
Biswal, Abhinna Chandra
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/8628
Date:
2000-01-01
Show full item record
Files in this item
Name:
NB12662_Thesis.pdf
Size:
7.324Mb
Format:
PDF
View/
Open
Name:
NB12662_Abstract.pdf
Size:
213.0Kb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Optimum Harmonic Load Compensator: Simulation & Pc-Based Experimental Verification with a Single-Phase Thyristorized Load
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login