IDR - IIT Kharagpur
Verification of Power System Protection Schemes using Temporal Logic
Login
IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electrical Engineering
→
Verification of Power System Protection Schemes using Temporal Logic
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
Verification of Power System Protection Schemes using Temporal Logic
Sengupta, Ananyo
URI:
http://www.idr.iitkgp.ac.in/xmlui/handle/123456789/7486
Date:
2017-01-01
Show full item record
Files in this item
Name:
NB15682_Abstract.pdf
Size:
12.39Kb
Format:
PDF
View/
Open
Name:
NB15682_Thesis.pdf
Size:
1.046Mb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
Verification of Power System Protection Schemes using Temporal Logic
Search DSpace
Search DSpace
This Collection
Advanced Search
Browse
All of DSpace
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
