IDR Home
→
2. Ph.D Theses of IIT Kharagpur
→
Electronics & Electrical Communication Engineering
→
Algorithms and Architectures for Structured Low Density Parity Check Codes
→
Browsing Algorithms and Architectures for Structured Low Density Parity Check Codes by Subject

Browsing Algorithms and Architectures for Structured Low Density Parity Check Codes by Subject

Now showing items 1-5 of 5

Subject
Binary compressed sensing [1]
Bit flipping decoder [1]
Low complexity VLSI Architecture [1]
Low Density Parity Check (LDPC) Codes [1]
Non-Binary LDPC [1]

Now showing items 1-5 of 5

Search DSpace

Advanced Search

Browse

All of DSpace
This Collection
- By Issue Date
- Authors
- Titles
- Subjects

My Account

Login