IDR Home
→
Browsing by Subject

Browsing by Subject "65 nm CMOS Process"

Now showing items 1-1 of 1

Design and Development of Jitter Measurement Circuit for High-Speed SerDes System using 65 nm CMOS Process

Sarangi, Santunu (IIT Kharagpur, 2022-12)

Now showing items 1-1 of 1

Search DSpace

Advanced Search

Browse

All of DSpace

My Account

Login