Users of this system, can login to view this document.

Login

Enter the following information to request a copy of the document from the responsible person.

Design and Implementation of 12.5 Gb/s Linear Clock and Data Recovery Circuit using 65 nm CMOS Process